Create the future with ANSILIC
We welcome accomplished research leaders, promising graduates, and dedicated professionals passionate about scientific discovery to explore exceptional career paths with us. Here, you will collaborate with top industry experts, access cutting-edge research facilities, and contribute to pioneering work in chip and security technologies that shapes the future.
"ANSILIC, where vision meet legacy."

A Platform for Excellence and Innovation
Operating at the frontier of technology, we empower you to explore, experiment, and expand your impact beyond boundaries.
Detailed Job Requirements & Descriptions
"Leverage scientific strengths, Navigate the tides of career competition, Embark on a brilliant future"

Job Requirements:
Job Content
- Responsible for software development of the company's self-developed MCU chip based on AUTOSAR CP (including BSW, MCAL, secure boot and OTA).
- Take charge of the development, integration and version release of relevant toolchains.
- Establish functional safety software development processes and software architectures.
- Complete the compilation of process documents, and support functional safety certification and A-SPICE certification.
- Cooperate with chip design engineers to optimize and improve the functions of chips for automotive applications.
Job Requirements
- Bachelor's degree or above in Communication Engineering, Microelectronics, Electronic Engineering or other related majors.
- More than 2 years of experience in AUTOSAR CP development, with a good command of relevant architectures and tool usage.
- Candidates with circuit design and debugging experience will be preferred.
- Familiar with mainstream AUTOSAR CP platforms (e.g., EB, VECTOR).
- Familiar with functional safety standard ISO 26262.

Job Requirements:
Job Responsibilities
- Participate in formulating specifications for new products.
- Complete RTL coding based on specifications to implement digital functional design, conduct simulation verification, and support FPGA functional validation.
- Define front-end verification and testing requirements, and deploy verification work to meet coverage requirements.
- Complete digital circuit synthesis, place and route (P&R), timing analysis, and design rule checking (DRC) as well as other consistency checks.
- Cooperate with analog engineering teams to verify relevant IPs.
- Provide support for product testing, mass production and other related work.
Job Requirements
- Bachelor’s degree or above in Electronic Engineering, Microelectronics, Computer Science or related majors; with at least 1 year of relevant work experience.
- Proficiency in Verilog language and relevant EDA tools developed by Cadence/Synopsys.
- A good command of the DFT design flow, and the ability to complete DFT design as required.
- Familiarity with the front-end digital design flow; proficient in using EDA tools such as DC, P&R and PT; with the capability of timing analysis and optimization as well as low-power design.
- Basic knowledge of IC digital back-end design flow, and the ability to review back-end layouts.
- Familiarity with the SOC testing and verification process.
- Candidates with TCL or Perl script development experience will be preferred.
- Excellent communication skills and a strong sense of teamwork.

Job Requirements:
Job Responsibilities
- Serve as a technical chip product project manager, and take charge of the entire process management of chip product development.
- Formulate chip product specifications and compile product feasibility analysis reports.
- Manage the chip product development process, and track and control key milestones of chip development (design, verification, tape-out, packaging, testing, reliability testing).
- Organize the compilation of relevant internal standards and patent achievements.
- Organize and manage the work of automotive-grade certification and functional safety certification for chip products.
- Undertake key municipal-level R&D projects and compile relevant project proposals and tenders.
Job Requirements
- Familiar with the entire chip lifecycle and the development of analog-digital hybrid circuits; prior experience in automotive-grade chip development is preferred.
- Familiar with common MCU chips and their working principles.
- Familiar with common interface communications, including but not limited to UART, SPI, IIC, IIS, CAN, LIN, Ethernet and other interfaces.
- Familiar with the FPGA development process and possess the capability of MCU board-level verification via FPGA.
- Familiar with chip verification and simulation processes, knowledgeable about relevant testing tools, and capable of planning chip testing and verification work.
- Familiar with the chip tape-out process and knowledgeable about common process nodes and IPs.
- Familiar with the chip packaging process, and knowledgeable about common packaging types and packaging design-related technologies.
- Familiar with chip mass production and testing processes.
- Familiar with automotive-grade chip certification processes and functional safety certification processes.

Job Requirements:
Job Description:
1. Familiar with Verilog language and able to understand code;
2. Responsible for the physical implementation of the digital backend from netlist to tapout;
3. Complete the overall planning of the chip, including layout, power ground network, placement of key modules, and reliability design planning;
4. Complete the overall digital backend design of the chip, including timing convergence, power consumption convergence, SI convergence, ANT convergence, reliability design, data integration, layout physical verification, and data chip interaction;
5. Assist circuit engineers in confirming relevant constraints and functions;
6. Check and convert commonly used backend library files, including lib, spice, lef, def, gds, and cdl.
Job requirements:
1. Bachelor's degree or above in microelectronics, electronic engineering or related majors;
2. More than two years of work experience in digital backend physical implementation, with successful chip production experience preferred;
3. Familiar with Synopsys/Cadence/Calibre backend design process and TimingSign off process;
4. Proficient in timing analysis, proficient in common constraints, familiar with power consumption analysis and physical verification processes;
5. Familiar with one or more commonly used processing languages such as TCL, Perl, CSH, etc;
6. Familiar with CMOS process flow, understand ESD protection and LATCHUP protection mechanism;
7. Priority will be given to those with design experience in 55nm and 110nm;
8. Good English reading and writing skills, proactive work attitude, good team spirit, meticulous, patient

